4f2 self align side wall active phase change memory

ABSTRACT

Arrays of memory cells are described along with devices thereof and method for manufacturing. Memory cells described herein include self-aligned side wall memory members comprising an active programmable resistive material. In preferred embodiments the area of the memory cell is 4F 2 , F being the feature size for a lithographic process used to manufacture the memory cell, and more preferably F being equal to a minimum feature size. Arrays of memory cells described herein include memory cells arranged in a cross point array, the array having a plurality of word lines and source lines arranged in parallel in a first direction and having a plurality of bit lines arranged in parallel in a second direction perpendicular to the first direction.

PARTIES TO A JOINT RESEARCH AGREEMENT

International Business Machines Corporation, a New York corporation; Macronix International Corporation, a Taiwan corporation, and Infineon Technologies A.G., a German corporation, are parties to a Joint Research Agreement.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to high density memory devices based on phase change based memory materials, including chalcogenide based materials and on other programmable resistive materials, and to methods for manufacturing such devices.

2. Description of Related Art

Phase change based memory materials are widely used in read-write optical disks. These materials have at least two solid phases, including for example a generally amorphous solid phase and a generally crystalline solid phase. Laser pulses are used in read-write optical disks to switch between phases and to read the optical properties of the material after the phase change.

Phase change based memory materials, like chalcogenide based materials and similar materials, also can be caused to change phase by application of electrical current at levels suitable for implementation in integrated circuits. The generally amorphous state is characterized by higher resistivity than the generally crystalline state, which can be readily sensed to indicate data. These properties have generated interest in using programmable resistive material to form nonvolatile memory circuits, which can be read and written with random access.

The change from the amorphous to the crystalline state is generally a lower current operation. The change from crystalline to amorphous, referred to as reset herein, is generally a higher current operation, which includes a short high current density pulse to melt or break down the crystalline structure, after which the phase change material cools quickly, quenching the phase change process, allowing at least a portion of the phase change structure to stabilize in the amorphous state. It is desirable to minimize the magnitude of the reset current used to cause transition of phase change material from the crystalline state to the amorphous state. The magnitude of the reset current needed for reset can be reduced by reducing the size of the phase change material element in the cell and of the contact area between electrodes and the phase change material, so that higher current densities are achieved with small absolute current values through the phase change material element.

One direction of development has been toward forming small pores in an integrated circuit structure, and using small quantities of programmable resistive material to fill the small pores. Patents illustrating development toward small pores include: Ovshinsky, “Multibit Single Cell Memory Element Having Tapered Contact,” U.S. Pat. No. 5,687,112, issued Nov. 11, 1997; Zahorik et al., “Method of Making Chalogenide [sic] Memory Device,” U.S. Pat. No. 5,789,277, issued Aug. 4, 1998; Doan et al., “Controllable Ovonic Phase-Change Semiconductor Memory Device and Methods of Fabricating the Same,” U.S. Pat. No. 6,150,253, issued Nov. 21, 2000.

A technology developed by the assignee of the present application is referred to as a phase change bridge cell, in which a very small patch of memory material is formed as a bridge across a thin film insulating member between electrodes. The phase change bridge is easily integrated with logic and other types of circuitry on integrated circuits. See, U.S. application Ser. No. 11/155,067, filed 17 Jun. 2005, entitled “Thin Film Fuse Phase Change RAM and Manufacturing Method,” by Lung et al., which application was owned at the time of invention and is currently owned by the same assignee.

Another memory cell structure under development, referred to sometimes as a mushroom cell because of the shape of the active region on the bottom electrode in a typical structure, is based on the formation of a small electrode in contact with a larger portion of phase change material, and then a usually larger electrode in contact with an opposite surface of the phase change material. Current flow from the small contact to the larger contact is used for reading, setting and resetting the memory cell. The small electrode concentrates the current density at the contact point, so that an active region in the phase change material is confined to a small volume near the contact point. See, for example, Ahn et al., “Highly reliable 50 nm contact cell technology for 256 Mb PRAM,” VLSI Technology 2005 Digest of Technical Papers, pages 98-99, 14 Jun. 2005; Denison, International publication No. WO2004/055916 A2, “Phase Change Memory and Method Therefore,” Publication Date: 1 Jul. 2004; and Song et al., United States Patent Application Publication No. US 2005/0263829 A1, “Semiconductor Devices Having Phase Change Memory Cells, Electronic Systems Employing the Same and Methods of Fabricating the Same,” Publication Date: 1 Dec. 2005.

Problems have arisen in manufacturing such devices with very small dimensions, and with variations in process that meet tight specifications needed for large-scale memory devices. It is desirable therefore to provide a memory cell structure with an array architecture supporting high-density devices, and a method for manufacturing such structure that meets tight process variation specifications needed for large-scale memory devices. It is further desirable to provide a manufacturing process and a structure which are compatible with manufacturing of peripheral circuits on the same integrated circuit. Furthermore, it is desirable to produce high density layouts for such cells.

SUMMARY OF THE INVENTION

An array of memory cells on a semiconductor substrate described herein includes a plurality of word lines on the semiconductor substrate extending in parallel in a first direction, the word lines having word line widths and respective sidewall surfaces. A sidewall dielectric layer on the sidewall surfaces. A plurality of pairs of doped regions in the substrate, wherein pairs between adjacent word lines include respective first and second doped regions. A plurality of memory members comprising a programmable resistive material with a transition region on the sidewall of dielectric layers, with first and second memory members in the plurality of memory members are placed between adjacent word lines having bottom surfaces in electrical contact with the respective first and second doped regions. A plurality of top electrode structures are positioned over and in electrical contact with memory members in the plurality of memory members, the top electrode structures having sides extending in parallel in a second direction perpendicular to the first direction, the memory members in the plurality of memory members having sides aligned with the sides of the corresponding top electrode structures. A plurality of dielectric isolation structures wherein the dielectric isolation structures isolate respective pairs of the first and second doped regions between adjacent word lines.

In some embodiments, the array of memory cells includes a plurality of bottom electrodes comprising electrode material, bottom electrodes in the plurality of bottom electrodes underlying corresponding memory members, first and second (left and right) bottom electrodes in the plurality of bottom electrodes between adjacent word lines having bottom surfaces in electrical contact with the respective first and second doped regions. Each memory member in the plurality of memory members functions like a self-heating element, functioning similarly to a fuse, in which the center area of each memory member generates the most amount of heat, while heat near edges of each memory member tend to dissipate. The center area is referred to as a transition region (for example, an amorphous region or phase change region) of each memory member that indicates the state or phase of a particular memory cell. The thickness of each memory member in the plurality of memory members can be substantially thin, typically ranging from about 2 nm to 50 nm and preferably about 20 nm.

In some embodiments, the memory cells have an area equal to 4F², where the symbol F is about one half the sum of the word line width and the separation distance between word lines, typically about the minimum feature size for a lithographic process used in manufacturing the memory cells.

An integrated circuit memory device including memory cells implemented as described above is also described.

A method for manufacturing an array of memory cells on a semiconductor substrate as described herein comprises forming a plurality of word lines on the semiconductor substrate extending in parallel in a first direction, the word lines having word line widths and respective sidewall surfaces, forming a sidewall dielectric layer on the sidewall surfaces, forming a plurality of pairs of doped regions in the substrate, wherein pairs between adjacent word lines include respective first and second doped regions, forming a plurality of memory members comprising a programmable resistive material on the sidewall dielectric layers, with first and second memory members in the plurality of member members placed between adjacent word lines having bottom surfaces in electrical contact with the respective first and second doped regions, forming a plurality of top electrode structures positioned over and in electrical contact with memory members in the plurality of memory members, the top electrode structures having sides extending parallel in a second direction perpendicular to the first direction, and wherein the memory members in the plurality of memory members have sides aligned with the sides of the corresponding top electrode structures, and forming a plurality of dielectric isolation structures wherein the dielectric isolation structures isolate respective pairs of the first and second doped regions between adjacent word lines.

One embodiment of a method for manufacturing an array of memory cells includes forming a gate dielectric layer on the substrate, forming a first conductive layer on the gate dielectric layer, forming a second dielectric layer on the first conductive layer, patterning a plurality of strips of photoresist on the second dielectric layer, wherein adjacent strips are separated by a strip separation distance, the strips extending in parallel in a first direction, the strips having strip widths. The first conductive layer and the second dielectric layer are etched to expose portions of the gate dielectric layer not covered by the strips, thereby forming a plurality of word lines extending in parallel in the first direction, the word lines having respective sidewall surfaces. A plurality of first doped regions in the substrate are formed using the word lines as masks. A third dielectric layer is formed on the word lines and the exposed portions of the gate dielectric layer. The third dielectric layer is anisotropically etched to form a plurality of first word line structures where the encapsulated word line structures defining a plurality of trenches therebetween, wherein the encapsulated word line structures in the plurality of word line structures include (a) a word line from the plurality of word lines, (b) dielectric sidewall spacers on the sidewall surfaces of the word line, (c) a dielectric cap on the word line. A plurality of second doped regions are formed on or in the substrate within the trenches using the word line structures as masks. A programmable resistive layer is formed on the word line structures and in alternating trenches in the plurality of trenches. The programmable resistive layer and the second doped regions in the alternating trenches are etched, thereby forming a plurality of pairs of memory member structures from the programmable resistive layer and forming pairs of doped regions from the second doped regions, the pairs of doped regions include respective third and fourth doped regions between adjacent word line structures, the pairs of memory member structures include respective first and second memory member structures between adjacent word line structures having bottom surfaces in electrical contact with the respective third and fourth doped regions, the memory member structures having top surfaces. A layer of bit line material is formed on the top surfaces of the memory member structures. A plurality of bit lines and a plurality of memory members are formed by etching, thereby forming an array of memory cells, the memory members comprising a portion of one of the first or second memory member structures, the bit lines having sides extending in parallel in a second direction perpendicular to the first direction, the memory members having sides aligned with the sides of the corresponding bit line.

Other aspects and advantages of the invention are described below with reference to the figures.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic diagram of an array of memory cells comprising phase change memory members according to an embodiment.

FIG. 2 is a block diagram of an integrated circuit device including a phase change memory array according to an embodiment.

FIG. 3 illustrates an embodiment of an array of self-aligned memory cells.

FIGS. 4 a through 5 show additional details of a portion of the memory array of FIG. 3.

FIGS. 6 through 25 are cross sections illustrating a fabrication sequence of a memory array of self-aligned memory cells in accordance with an embodiment.

DETAILED DESCRIPTION

The following description of the invention will typically be with reference to specific structural embodiments and methods. It is to understood that there is no intention to limit the invention to the specifically disclosed embodiments and methods but that the invention may be practiced using other features, elements, methods, and embodiments. Preferred embodiments are described to illustrate the present invention, not to limit its scope, which is defined by the claims. Those of ordinary skill in the art will recognize a variety of equivalent variations on the description that follows. Like elements in various embodiments are commonly referred to with like reference numerals.

A detailed description is provided with reference to FIGS. 1-25.

FIG. 1 is a schematic illustration of a memory array 100, which can be implemented using memory cells as described with reference to FIG. 3, or with other memory cells as described herein. Eight memory cells 131, 132, 133, 134, 135, 136, 137, and 138 having respective memory members 101, 102, 103, 104, 105, 106, 107, and 108 are illustrated in FIG. 1, representing a small section of an array that can include millions of memory cells.

In the schematic illustration of FIG. 1, common source lines 110 a, 110 b, and 110 c, word lines 112 a, 112 b, 112 c, and 112 d are arranged generally parallel in the y-direction. Bit lines 114 a, 114 b are arranged generally parallel in the x-direction. Thus, a y-decoder and a word line driver 150, having set, reset, and read modes, are coupled to the word lines 112 a, 112 b, 112 c, and 112 d. Bit line current sources 152 for set, reset, and read modes, a decoder and sense amplifiers (not shown) are coupled to the bit lines 114 a, 114 b. The common source lines 110 a, 110 b, and 110 c are coupled to the source line termination circuit 154, such as a ground terminal. The source line termination circuit 154 may include bias circuits such as voltage sources and current sources, and decoding circuits for applying bias arrangements, other than ground, to the source lines in some embodiments.

The common source line 110 a is coupled to the source terminals of memory cells 131, 135. The common source line 110 b is coupled to the source terminals of memory cells 132, 133, 136, 137. The common source line 110 c is coupled to the source terminals of memory cells 134, 138. The word line 112 a is coupled to the gate terminals of memory cells 131, 135. The word line 112 b is coupled to the gate terminals of memory cells 132, 136. The word line 112 c is coupled to the gate terminals of memory cells 133, 137. The word line 112 d is coupled to the gate terminals of memory cells 134, 138.

Memory cells 131, 132 including respective memory members 101, 102 are representative. The drain of memory cell 131 is coupled to the bottom electrode 160 for memory member 101, which in turn is coupled to the top electrode 161. Likewise, the drain of memory cell 132 is coupled to the bottom electrode 162 for memory member 102, which in turn is coupled to the top electrode 163. The top electrodes 161, 163 are coupled to bit line 114 a. Self-aligned memory cells 131, 132 have a dielectric isolation structure between the drain region of memory cell 131 and the drain region of memory cell 132 and between the bottom electrode 160 of memory cell 131 and the bottom electrode 162 of memory cell 132. The bottom electrodes of the memory cells are omitted in some embodiments.

In operation, current sources 152 and the word line drivers 150 operate in a lower current read mode, one or more intermediate current set modes, and a higher current reset mode. During the higher current reset mode, a current path 180 a through the selected memory cell (e.g. memory cell 131 including memory member 101) is established by applying a current to the bit line 114 a, and voltages on the word line 112 a sufficient to turn on the access transistor of memory cell 131, so that the current flows through the source line 110 a.

Likewise, during the lower current read mode, a current path 180 b through the selected memory cell (see the memory cell 134 including memory member 104) is established by applying a current to the bit line 114 a, and a voltage on the word line conductor 112 d sufficient to turn on the access transistor of memory cell 134 and provide for current flow to the source line 110 c.

During the set mode, used for one or more intermediate current levels, an access transistor is enabled, as just described with respect to the read mode.

Embodiments of the memory cell include phase change based memory materials, including chalcogenide based materials and other materials, for the memory members 101, 102, 103, 104, 105, 106, 107, 108. Chalcogens include any of the four elements oxygen (O), sulfur (S), selenium (Se), and tellurium (Te), forming part of group VI of the periodic table. Chalcogenides comprise compounds of a chalcogen with a more electropositive element or radical. Chalcogenide alloys comprise combinations of chalcogenides with other materials such as transition metals. A chalcogenide alloy usually contains one or more elements from column six of the periodic table of elements, such as germanium (Ge) and tin (Sn). Often, chalcogenide alloys include combinations including one or more of antimony (Sb), gallium (Ga), indium (In), and silver (Ag). Many phase change based memory materials have been described in technical literature, including alloys of: Ga/Sb, In/Sb, In/Se, Sb/Te, Ge/Te, Ge/Sb/Te, In/Sb/Te, Ga/Se/Te, Sn/Sb/Te, In/Sb/Ge, Ag/In/Sb/Te, Ge/Sn/Sb/Te, Ge/Sb/Se/Te and Te/Ge/Sb/S. In the family of Ge/Sb/Te alloys, a wide range of alloy compositions may be workable. The compositions can be characterized as Te_(a)Ge_(b)S_(b100−(a+b)).

One researcher has described the most useful alloys as having an average concentration of Te in the deposited materials well below 70%, typically below about 60% and ranged in general from as low as about 23% up to about 58% Te and most preferably about 48% to 58% Te. Concentrations of Ge were above about 5% and ranged from a low of about 8% to about 30% average in the material, remaining generally below 50%. Most preferably, concentrations of Ge ranged from about 8% to about 40%. The remainder of the principal constituent elements in this composition was Sb. These percentages are atomic percentages that total 100% of the atoms of the constituent elements. (Ovshinsky '112 patent, cols 10-11.) Particular alloys evaluated by another researcher include Ge₂Sb₂Te₅, GeSb₂Te₄ and GeSb₄Te₇. (Noboru Yamada, “Potential of Ge—Sb—Te Phase-Change Optical Disks for High-Data-Rate Recording”, SPIE v.3109, pp. 28-37 (1997).) More generally, a transition metal such as chromium (Cr), iron (Fe), nickel (Ni), niobium (Nb), palladium (Pd), platinum (Pt) and mixtures or alloys thereof may be combined with Ge/Sb/Te to form a phase change alloy that has programmable resistive properties. Specific examples of memory materials that may be useful are given in Ovshinsky '112 at columns 11-13, which examples are hereby incorporated by reference.

Phase change alloys are capable of being switched between a first structural state in which the material is in a generally amorphous solid phase, and a second structural state in which the material is in a generally crystalline solid phase in its local order in the active channel region of the cell. These alloys are at least bistable. The term amorphous is used to refer to a relatively less ordered structure, more disordered than a single crystal, which has the detectable characteristics such as higher electrical resistivity than the crystalline phase. The term crystalline is used to refer to a relatively more ordered structure, more ordered than in an amorphous structure, which has detectable characteristics such as lower electrical resistivity than the amorphous phase. Typically, phase change materials may be electrically switched between different detectable states of local order across the spectrum between completely amorphous and completely crystalline states. Other material characteristics affected by the change between amorphous and crystalline phases include atomic order, free electron density and activation energy. The material may be switched either into different solid phases or into mixtures of two or more solid phases, providing a gray scale between completely amorphous and completely crystalline states. The electrical properties in the material may vary accordingly.

Phase change alloys can be changed from one phase state to another by application of electrical pulses. It has been observed that a shorter, higher amplitude pulse tends to change the phase change material to a generally amorphous state. A longer, lower amplitude pulse tends to change the phase change material to a generally crystalline state. The energy in a shorter, higher amplitude pulse is high enough to allow for bonds of the crystalline structure to be broken and short enough to prevent the atoms from realigning into a crystalline state. Appropriate profiles for pulses can be determined empirically or by modeling, and specifically adapted to a particular phase change alloy. In following sections of the disclosure, the phase change material is referred to as GST, and it will be understood that other types of phase change materials can be used. A material useful for implementation of a PCRAM described herein is Ge₂Sb₂Te₅.

The following are short summaries describing four types of resistive memory materials.

1. Chalcogenide Material

-   -   Ge_(x)Sb_(y)Te_(z)     -   x:y:z=2:2:5     -   Or other compositions with x: 0˜5; y: 0˜5; z: 0˜10     -   GeSbTe with doping, such as N—, Si—, Ti—, or other element         doping may also be used.     -   Formation method: By PVD sputtering or magnetron-sputtering         method with reactive gases of Ar, N₂, and/or He, etc         chalcogenide @ the pressure of 1 mtorr˜100 mtorr. The deposition         is usually done at room temperature. The collimator with aspect         ratio of 1˜5 can be used to improve the fill-in performance. To         improve the fill-in performance, the DC bias of several ten to         several hundred volts is also used. On the other hand, the         combination of DC bias and the collimator can be used         simultaneously.     -   The post deposition annealing treatment with vacuum or N2         ambient is sometimes needed to improve the crystallize state of         chalcogenide material. The annealing temperature typically         ranges 100 C. to 400 C with an anneal time of less than 30         minutes.     -   The thickness of chalcogenide material depends on the design of         cell structure. In general, a chalcogenide material with         thickness of higher than 8 nm can have a phase change         characterization so that the material exhibits at least two         stable resistance states.

2. CMR (Colossal Magneto Resistance) Material

-   -   Pr_(x)Ca_(y)MnO₃     -   x:y=0.5:0.5     -   Or other compositions with x: 0˜1; y: 0˜1     -   Another CMR material that includes Mn oxide may be used     -   Formation method: By PVD sputtering or magnetron-sputtering         method with reactive gases of Ar, N₂, O₂, and/or He, etc. at the         pressure of 1 mtorr˜100 mtorr. The deposition temperature can         range from room temperature to ˜600 C, depending on the post         deposition treatment condition. A collimator with an aspect         ratio of 1˜5 can be used to improve the fill-in performance. To         improve the fill-in performance, the DC bias of several ten to         several hundred volts is also used. On the other hand, the         combination of DC bias and the collimator can be used         simultaneously. A magnetic field of several ten gauss to 10,000         gauss may be applied to improve the magnetic crystallized phase.     -   The post deposition annealing treatment with vacuum or N₂         ambient or O₂/N₂ mixed ambient may be needed to improve the         crystallized state of CMR material. The annealing temperature         typically ranges 400 C to 600 C with an anneal time of less than         2 hours.     -   The thickness of CMR material depends on the design of cell         structure. The CMR thickness of 10 nm to 200 nm can be used to         be the core material.     -   A buffer layer of YBCO (YBaCuO3, a kind of high temperature         superconductor material) is often used to improve the         crystallized state of CMR material. The YBCO is deposited before         the deposition of CMR material. The thickness of YBCO ranges 30         nm to 200 nm.

3. 2-Element Compound

-   -   Ni_(x)O_(y); Ti_(x)O_(y); Al_(x)O_(y); W_(x)O_(y); Zn_(x)O_(y);         Zr_(x)O_(y); Cu_(x)O_(y); etc     -   x:y=0.5:0.5     -   Other compositions with x: 0˜1; y: 0˜1     -   Formation method:     -   1. Deposition: By PVD sputtering or magnetron-sputtering method         with reactive gases of Ar, N₂, O₂, and/or He, etc. at the         pressure of 1 mtorr˜100 mtorr, using a target of metal oxide,         such as Ni_(x)O_(y); Ti_(x)O_(y); Al_(x)O_(y); W_(x)O_(y);         Zn_(x)O_(y); Zr_(x)O_(y); Cu_(x)O_(y); etc. The deposition is         usually done at room temperature. A collimator with an aspect         ratio of 1˜5 can be used to improve the fill-in performance. To         improve the fill-in performance, the DC bias of several ten to         several hundred volts is also used. If desired, they combination         of DC bias and the collimator can be used simultaneously.     -   The post deposition annealing treatment with vacuum or N₂         ambient or O₂/N₂ mixed ambient as sometimes needed to improve         the oxygen distribution of metal oxide. The annealing         temperature ranges 400 C to 600 C with an anneal time of less         than 2 hours.     -   2. Reactive deposition: By PVD sputtering or         magnetron-sputtering method with reactive gases of Ar/O₂,         Ar/N₂/O₂, pure O₂, He/O₂, He/N₂/O₂ etc. at the pressure of 1         mtorr˜100 mtorr, using a target of metal oxide, such as Ni, Ti,         Al, W, Zn, Zr, or Cu etc. The deposition is usually done at room         temperature. A collimator with an aspect ratio of 1˜5 can be         used to improve the fill-in performance. To improve the fill-in         performance, a DC bias of several ten to several hundred volts         is also used. If desired, the combination of DC bias and the         collimator can be used simultaneously.

The post deposition annealing treatment with vacuum or N₂ ambient or O₂/N₂ mixed ambient is sometimes needed to improve the oxygen distribution of metal oxide. The annealing temperature ranges 400 C to 600 C with an anneal time of less than 2 hours.

-   -   3. Oxidation: By a high temperature oxidation system, such as         furnace or RTP system. The temperature ranges from 200 C to 700         C with pure O₂ or N₂/O₂ mixed gas at a pressure of several mtorr         to 1 atm. The time can range several minute to hours. Another         oxidation method is plasma oxidation. An RF or a DC source         plasma with pure O₂ or Ar/O₂ mixed gas or Ar/N₂/O₂ mixed gas at         a pressure of 1 mtorr to 100 mtorr is used to oxidize the         surface of metal, such as Ni, Ti, Al, W, Zn, Zr, or Cu etc. The         oxidation time ranges several seconds to several minutes. The         oxidation temperature ranges room temperature to 300 C,         depending on the degree of plasma oxidation.         4. Polymer material     -   TCNQ with doping of Cu, C₆₀, Ag etc.     -   PCBM-TCNQ mixed polymer     -   Formation method:     -   1. Evaporation: By thermal evaporation, e-beam evaporation, or         molecular beam epitaxy (MBE) system. A solid-state TCNQ and         dopant pellets are co-evaporated in a single chamber. The         solid-state TCNQ and dopant pellets are put in a W-boat or a         Ta-boat or a ceramic boat. A high electrical current or an         electron-beam is applied to melt the source so that the         materials are mixed and deposited on wafers. There are no         reactive chemistries or gases. The deposition is done at a         pressure of 10-4 torr to 10-10 torr. The wafer temperature         ranges from room temperature to 200 C.     -   The post deposition annealing treatment with vacuum or N₂         ambient is sometimes needed to improve the composition         distribution of polymer material. The annealing temperature         ranges room temperature to 300 C with an anneal time of less         than 1 hour.     -   2. Spin-coat: By a spin-coater with the doped-TCNQ solution @         the rotation of less than 1000 rpm. After spin-coating, the         wafer is put to wait the solid-state formation @ room         temperature or temperature of less than 200 C. The waiting time         ranges from several minutes to days, depending on the         temperature and on the formation conditions.

An exemplary method for forming chalcogenide material uses the PVD-sputtering or magnetron-sputtering method with source gas(es) of Ar, N₂, and/or He, etc. at the pressure of 1 mTorr 100 mTorr. The deposition is usually done at room temperature. A collimator with an aspect ratio of 1˜5 can be used to improve the fill-in performance. To improve the fill-in performance, a DC bias of several tens of volts to several hundreds of volts is also used. On the other hand, the combination of DC bias and the collimator can be used simultaneously.

A post-deposition annealing treatment in vacuum or in an N₂ ambient is optionally performed to improve the crystallize state of chalcogenide material. The annealing temperature typically ranges from 100° C. to 400° C. with an anneal time of less than 30 minutes.

The thickness of chalcogenide material depends on the design of cell structure. In general, a chalcogenide material with thickness of higher than 8 nm can have a phase change characterization so that the material exhibits at least two stable resistance states. It is expected that some materials are suitable with even lower thicknesses.

FIG. 2 is a simplified block diagram of an integrated circuit in accordance with an embodiment. The integrated circuit 200 includes a memory array 202 implemented using memory cells as described herein having self aligned memory members and a memory cell area 4F², on a semiconductor substrate. A row decoder 204 having read, set and reset modes is coupled to a plurality of word lines 206, and arranged along rows in the memory array 202. A column decoder 208 is coupled to a plurality of bit lines 210 arranged along columns in the memory array 202 for reading, setting and resetting memory cells in the memory array 202. Addresses are supplied on bus 212 to column decoder 208 and row decoder 204. Sense amplifiers and data-in structures in block 214, including current sources for the read, set and reset modes, are coupled to the column decoder 208 via data bus 216. Data is supplied via the data-in line 218 from input/output ports on the integrated circuit 200 or from other data sources internal or external to the integrated circuit 200, to the data-in structures in block 214. In the illustrated embodiment, other circuitry 220 is included on the integrated circuit 200, such as a general purpose processor or special purpose application circuitry, or a combination of modules providing system-on-a-chip functionality supported by the phase change memory cell array. Data is supplied via the data-out line 222 from the sense amplifiers in block 214 to input/output ports on the integrated circuit 200, or to other data destinations internal or external to the integrated circuit 200.

A controller implemented in this example using bias arrangement state machine 224 controls the application of bias arrangement supply voltages and current sources 226, such as read, set, reset and verify voltages and or currents for the word lines and bit lines, and controls the word line/source line operation using an access control process. The controller can be implemented using special-purpose logic circuitry as known in the art. In alternative embodiments, the controller comprises a general-purpose processor, which may be implemented on the same integrated circuit, which executes a computer program to control the operations of the device. In yet other embodiments, a combination of special-purpose logic circuitry and a general-purpose processor may be utilized for implementation of the controller.

FIGS. 3 and 4 a-4 d are cross-sectional views of a portion of a cross-point array of memory cells in accordance with an embodiment. FIG. 3 is a cross-section taken orthogonal to word lines 112, and includes memory cells 131, 132, 133, and 134 formed on a semiconductor substrate 300.

A gate dielectric layer 305 is on the substrate 300. Word lines 112 (including 112 a, 112 b, 112 c, 112 d) extend in parallel in a first direction into and out of the plane of the cross-section illustrated in FIG. 3, the word lines 112 on the gate dielectric layer 305. The word lines 112 have word line widths 510 and respective sidewall surfaces 370. In the illustrated embodiment, the word lines 112 comprise first and second conductor layers. In alternative embodiments the word lines comprise a single conductor layer. The word lines 112 a, 112 b, 112 c, 112 d form the respective gates of access transistors in memory cells 131, 132, 133, 134.

Dielectric structures 340 form a protective layer covering the word lines 112 and extending over conductive lines 110, the dielectric structures 340 isolating the word lines 112 from the memory members 160, 162, 164, 166 and conductive lines 110. Dielectric structures 340 comprise dielectric material and include cap portions 1111 over the word lines 112, sidewall spacers 1110 on the sidewall surfaces 370 of the word lines 360, and dielectric structures 1700 on the lines 110.

Memory cell 131 has the doped region 301 a as the drain and doped region 302 a as the source, memory cell 132 has the doped region 301 b as the drain and doped region 302 b/302 c as the source, memory cell 133 has the doped region 301 c as the drain and doped region 302 b/302 c as the source, memory cell 134 has the doped region 301 d as the drain and doped region 302 d as the source. As can be seen in FIG. 3, doped region 301 a and doped region 301 b form a pair of doped regions between adjacent word lines 112 a and 112 b. Additionally, doped region 301 c and doped region 301 d form a pair of doped regions between adjacent word lines 112 c and 112 d.

The doped regions 301, 302 can be implemented by self-aligned implant processes using the word lines 112 and sidewall spacers 1110 as masks. The self-alignment arises in the embodiment described herein by using the word lines 112 and sidewall spacers 1110 to define gaps therebetween, the gaps used to locate the doped regions 301, 302 as well as additional device elements created in and above the gaps, thus enabling the process to be a fully self-aligning process. Being a fully self-aligning process reduces the need for additional masks thereby simplifying manufacturing procedures. A fully self-aligning process also eliminates the need for alignment of the array and therefore increases the overall array density. The resulting array of memory cells is a contact electrode-free array, meaning it eliminates the need for additional lithographic steps to create additional contacts to the drain terminals of the access transistors. The elimination of the need for additional contacts helps to reduce the overall size of the memory cell.

In the illustrated embodiment of FIG. 3 portions of a bottom electrode layer comprising a conductive material 307 are in electrical contact with the doped regions 301, 302, the bottom electrode layer 307 in preferred embodiments comprises silicide. In some alternative embodiments the layer 307 is omitted.

Conductive lines 110 extending in the first direction overlie the source terminals 302 of the memory cells and are in electrical contact with the bottom electrode layer 307. In some alternative embodiments the lines 110 are omitted and the bottom electrode layer 307 on corresponding doped regions 302 are implemented as common source lines. In some alternative embodiments in which the lines 110 and conductive layer 307 are omitted, the doped regions 302 acting as source terminals are implemented as common source lines.

Dielectric isolation structures 320 extend into the substrate 300 to isolate pairs of doped regions between adjacent word lines (e.g. doped regions 301 a, 301 b between word lines 112 a, 112 b). Additionally, dielectric isolation structures 320 isolate pairs of memory elements between adjacent word lines (e.g. memory elements 160, 162 between word lines 112 a, 112 b). In the illustrated embodiment, the dielectric isolation structure comprises silicon dioxide.

The memory members 160, 162, 164, 166 of the respective memory cells 131, 132, 133, 134 are on the sidewall spacers 1110 and the memory members 160, 162, 164, 166 have bottom surfaces in electrical contact with respective drain regions 301.

Each of the memory members 160, 162, 164, 166 includes a respective transition region (for example, an amorphous region or phase change region) 101, 102, 103, 104 indicating the state or phase of a particular memory cell. The thickness 360 of each memory member in the memory members 160, 162, 164, 166 can be substantially thin. An average thickness of the each memory member is typically about 2 nm to 50 nm and preferably about 20 nm in some embodiments. The volume of memory material in transition regions 101, 102, 103, 104 can be very small, determined by the thickness 360 of the memory members 160, 162, 164, 166 and the width of the memory members 160, 162, 164, 166 (see FIG. 4 d, ref. num. 381). The thickness 360 of the memory members 160, 162, 164, 166 is determined in embodiments of the technology by thin film thicknesses, and is not limited by the minimum feature size F of lithographic processes used in manufacturing the memory cell. The thickness 360 of the memory members 160, 162, 164, 166 in preferred embodiments is substantially less than the word line width 510.

Conductive bit lines 114 have sides (see FIG. 4 d, ref. num. 380) extending in parallel in a second direction perpendicular to the first direction, the bit lines 114 forming the top electrodes for memory cells 131, 132, 133, and 134. In alternative embodiments, the bit lines 114 are positioned over a dielectric fill layer and in electrical contact through a conductive plug with the top electrodes for memory cells 131, 132, 133, and 134.

The memory members in the illustrated embodiment comprise memory material having at least two solid phases that are reversible, such as chalcogenide material or other related material, by applying a current though the memory member or applying a voltage across the bottom and top electrodes.

It will be understood that a wide variety of materials can be utilized in implementation of the conductive bit lines, conductive word lines, and conductive source lines, including metals such as aluminum, titanium nitride, and tungsten based materials as well as non-metal conductive material such as doped polysilicon. Suitable materials for implementing the bottom electrodes in the illustrated embodiment include TiN or TaN. Alternatively, the electrodes are TiAlN or TaAlN, or comprise, for further examples, one or more elements selected from the group consisting of Ti, W, Mo, Al, Ta, Cu, Pt, Ir, La, Ni, and Ru and alloys thereof.

FIGS. 4 a-4 d illustrate cross-sections of the embodiment illustrated in FIG. 3 taken on the lines 4 a-4 a, 4 b-4 b, 4 c-4 c, and 4 d-4 d respectively and illustrate dielectric-filled trenches 400 extending in parallel in the second direction. The trenches 400 extend to the dielectric structures 340 and in regions of the array where the dielectric structures 340 are not present the trenches 400 extend into the substrate. FIG. 4 a illustrates that the trenches 400 isolate bit lines 114 as well as the isolation structures 320 beneath respective bit lines 114. FIGS. 4 b and 4 c illustrate cross-sections of the word line 112 b and the doped region 302 b/302 c respectively, illustrating that the trenches 400 extend to the dielectric structure 340. FIG. 4 d illustrates that the trenches 400 isolate doped regions 301 beneath respective bit lines 114, as well as isolate memory members 160, 168, and isolate transition regions 101, 105. As can be seen in FIG. 4 d, the memory members 160, 168 have sides 382 aligned with sides 380 of corresponding bit lines 114 a, 114 b.

FIG. 5 illustrates a top, or plan, view of the embodiment illustrated in FIGS. 3 and 4 a to 4 c. The dielectric structures 340 and the dielectric material of trenches 400 are omitted from FIG. 5 for clarity. The bit lines 114 having bit line widths 500 are separated by a first separation distance 501. The word lines 112 having word line widths 510 are separated by a second separation distance 511. In preferred embodiments the summation of the bit line width 500 and the first separation distance 501 equal about twice a feature size F, and F preferably being a minimum feature size for the lithographic process used to create the word lines 112 and bit lines 114, and the summation of the word line width 510 and the second separation distance equal twice the feature size F, such that the memory cells have an area 550 equal to 4F².

FIGS. 6-25 illustrate an embodiment of a process flow for manufacturing a memory array, utilizing a memory cell as described herein. FIG. 6 illustrates forming a gate dielectric layer 305 on a semiconductor substrate 300, forming a first conductive layer 602 on the gate dielectric layer 305, forming a second conductive layer 603 on the first conductive layer 602, forming a second dielectric layer 604 on the second conductive layer 603, and patterning a photoresist layer on the second dielectric layer 604, the photoresist layer comprising strips 605 of photoresist layer material. The strips 605 have a dimension 606 and are separated by a distance 607, each of dimension 606 and distance 607 preferably being equal to the minimum lithographic feature size F for the lithographic procedures used to create the strips 605. In an alternative embodiment the second conductive layer 603 is omitted. In some embodiments the gate dielectric layer 305 comprises silicon dioxide, the first conductive layer 602 comprises doped polysilicon, the second conductive layer 603 comprises silicide, and the second dielectric layer 604 comprises silicon nitride, or other materials which can be selectively etched relative to the gate dielectric layer 305.

Next, the strips 605 of the structure illustrated in FIG. 6 are trimmed, resulting in the structure illustrated in FIG. 7 having strips 700. The trimming can be done, for example, by isotropic etching using an oxide plasma. The strips 700 have a dimension 701 less than dimension 606, dimension 701 being preferably less than the minimum lithographic feature size F.

Next, etching is performed on the structure illustrated in FIG. 7, resulting in the structure illustrated in FIG. 8 having trenches 800 and word line structures 801 including word lines 112. Word lines 112 extend in parallel in a first direction into and out of the plane of the cross-section illustrated in FIG. 8. Word lines 112 in the illustrated embodiments comprise material of the first conductive layer 602 and material of the second conductive layer 603. Word lines 112 having word line width 510 and word line sidewall surfaces 370, the word lines 112 separated by a word line separation distance 511. In preferred embodiments the summation of the word line width 510 and the word line separation distance 511 equal twice the feature size F, and F preferably being the minimum feature size.

Next, dopants are implanted in the substrate below the trenches 800 and the strips 700 of photoresist material are removed from the structure illustrated in FIG. 8, resulting in the structure illustrated in FIG. 9 having word line structures 900 and doped regions 902. The doped regions 902 can be implemented by self-aligned implant processes using the word line structures 900 as masks.

FIG. 10 illustrates forming a dielectric material layer 1000 on the structure illustrated in FIG. 9. In the illustrated embodiment the dielectric material layer 1000 comprises the same material as the second dielectric layer 604, such as silicon nitride, and can be etched selectively with respect to the layer 305. FIG. 11 illustrates the result of anisotropic etching to form sidewall spacers 1110 of dielectric material from the layer 1000 on the sidewalls 370 of the word lines 112, while leaving the cap portions 1111 of dielectric material over the tops of the word lines 112.

FIG. 12 illustrates forming doped regions 1200 in the substrate aligned by the sidewall spacers 1110 between the word line structures 1100 of the structure illustrated in FIG. 11, and forming the conductive layer (or the bottom electrode layer) 307, such as silicide, over each of the doped regions 1200. The formation of the doped regions 1200 can be implemented by self-aligned implant processes using the word line structures 1100 as masks. Alternatively, the formation of the doped regions 1200 can be implemented by removing the portions of the bottom electrode layer 307 not covered by the word line structures 1100 and forming doped regions 1200 on the doped regions 902 by selective epitaxy as is well known in the art. The bottom electrode layer 307 in the illustrated embodiment comprises silicide. In alternative embodiments the bottom electrode layer 307 is omitted.

Next, a dielectric fill layer 1300 is formed on the structure illustrated in FIG. 12, by depositing a conformal layer of dielectric such as silicon dioxide, and planarizing using chemical mechanical polishing CMP or another process to expose the tops of the word line structures 1100 and provide a planar surface 1310 for subsequent processing, resulting in the structure illustrated in FIG. 13. In some embodiments the dielectric fill layer 1300 comprises silicon dioxide.

Next, strips 1400 of photoresist material are formed on the structure illustrated in FIG. 13, the strips 1400 aligned to have sides 1410 over the word line structures 1100, exposing regions between the word line structures 1100 that will include the sources of the memory cells, and masking the regions between the word line structures 1100 in which the bottom electrodes and drains of the memory cells will be formed, resulting in the structure illustrated in FIG. 14.

Next, the portions of the dielectric fill layer 1300 not covered by the strips 1400 are etched using the strips 1400 of photoresist and the dielectric cap portions 1111 and sidewalls 1110 as etch masks, thus forming trenches 1500 and resulting in the structure illustrated in FIG. 15, the trenches 1500 extending in parallel in the first direction.

Next, conductive lines 110 comprising tungsten for example, are formed in the trenches 1500 and the strips 1400 are removed, resulting in the structure illustrated in FIG. 16. The lines 110, which are optional, can be formed, for example, by chemical vapor deposition CVD and pull back etching techniques as is well known in the art.

Next, a dielectric material layer is formed on the structure illustrated in FIG. 16 and planarized using CMP or another process to provide a planar surface 1710 for subsequent processing, resulting in the structure illustrated in FIG. 17 having dielectric structures 1700 on the lines 110. In the illustrated embodiment the dielectric material layer comprises the same material as the second dielectric layer 604. The dielectric material layer can be formed, for example, by atomic layer deposition ALD techniques as is well known in the art.

Next, strips 1800 of photoresist layer material are formed on the structure illustrated in FIG. 17, the strips 1800 masking lines 110 and the regions which will include the sources of the memory cells, and exposing the dielectric fill 1300 in the regions which will include the drains and bottom electrodes, resulting in the structure illustrated in FIG. 18. In some embodiments the step of forming the strips 1800 of photoresist is omitted.

Next, trenches 1900 are formed by etching the structure illustrated in FIG. 18 using the strips 1800 of photoresist, cap portions 1111, and sidewall spacers 1110 as etch masks, the etching removing the dielectric fill 1300 down to the tops of the bottom electrode layer 307, resulting in the structure illustrated in FIG. 19.

Next, the strips 1800 are removed from the structure illustrated in FIG. 19 and a conformal layer 2000 comprising a memory material having a thickness 360 is formed, followed by formation of a conformal layer 2010 comprising a dielectric liner material on the memory material layer 2000, resulting in the structure illustrated in FIG. 20. In the illustrated embodiment the dielectric liner 2010 comprises silicon dioxide. In some alternative embodiments the dielectric liner layer 2010 is omitted. The memory material layer 2000 comprises a programmable resistive material such as a phase change based material including chalcogenide based materials and other materials as described above.

Next, anisotropic etching is performed on the structure illustrated in FIG. 20 using etch chemistry that does not etch through the cap portions 1111, the dielectric structures 1700, and sidewall spacers 1110. If layer 2010 is implemented as an oxide, then fluorine-based plasma etching is typically used. If layer 2010 is implemented, for example, titanium nitride TiN, then chlorine-based plasma etching is typically used. This process results in memory member structures 2150 on the sidewall spacers 1110, memory member structures 2150 on bottom electrodes 2170, dielectric liners 2160 on the memory member structures 2150, and trenches 2100. The trenches 2100 extend into the substrate 300 an amount sufficient to electrically isolate pairs of doped regions 2120 which are between adjacent word lines 112. The trenches have dimension 2110, the dimension 2110 preferably being substantially less than the minimum lithographic feature size F. Additionally, the trenches 2100 electrically isolate the pairs of memory member structures 2150 between adjacent word lines 112. The memory member structures 2150 comprise programmable resistive 2000 and thus the memory member structures 2150 have bottom surfaces in electrical contact with top surfaces of the bottom electrodes 2170.

Next, the trenches 2100 of the structure illustrated in FIG. 21 are filled with a dielectric isolation structure material and planarized using CMP or another process to expose top surfaces of bottom electrode structures 2150 and provide a planar surface 2250 for subsequent processing, resulting in the structure illustrated in FIG. 22 having dielectric isolation structures 2200.

Next, a layer of bit line material 2310 is formed over top surfaces of the memory members 2150 and cap portions 1111, resulting in the structure illustrated in FIG. 23.

Next, strips 2400 of photoresist layer material are patterned over the structure illustrated in FIG. 23, resulting in the structure illustrated in FIGS. 24-25. FIG. 25 is a top view of the structure illustrated in FIG. 24. The strips 2400 are formed on what will be the bit lines of the array of memory cells.

Next, etching is performed on the portion of the structure illustrated in FIGS. 24-25 not covered by the strips 2400 to form trenches, the trenches then filled with dielectric material and the strips 2400 removed, resulting in the memory array illustrated in FIGS. 3-5.

An embodiment of an array of memory cells on a semiconductor substrate as described herein include a plurality of word lines on the semiconductor substrate extending in parallel in a first direction, the word lines having word line widths and respective sidewall surfaces; a sidewall dielectric layer on the sidewall surfaces; a plurality of pairs of doped regions in the substrate between adjacent word lines, wherein pairs include respective first and second doped regions; a plurality of memory members comprising a programmable resistive material with a transition region on the sidewall dielectric layers, first and second memory members in the plurality of memory members between adjacent word lines having bottom surfaces in electrical contact with the respective first and second doped regions; a plurality of top electrode structures positioned over and in electrical contact with memory members in the plurality of memory members, the top electrode structures having sides extending in parallel in a second direction perpendicular to the first direction, the memory members in the plurality of memory members having sides aligned with the sides of the corresponding top electrode structures; and a plurality of dielectric isolation structures wherein the dielectric isolation structures isolate respective pairs of the first and second doped regions between adjacent word lines.

Advantages of an embodiment described herein include self-aligned memory cells having reduced cells sizes, providing an array architecture supporting high-density devices, and a method for manufacturing such structure that meets tight process variation specifications needed for large-scale memory devices.

While the present invention is disclosed by reference to the preferred embodiments and examples detailed above, it is to be understood that these examples are intended in an illustrative rather than in a limiting sense. It is contemplated that modifications and combinations will occur to those skilled in the art, which modifications and combinations will be within the spirit of the invention and the scope of the following claims.

Any and all patents, patent applications and printed publications referred to above are incorporated by reference. 

1. An array of memory cells on a semiconductor substrate, comprising: first and second word lines on the semiconductor substrate extending in parallel in a first direction, the first word line having a word line width and a principal sidewall surface, the second word line having a word line width and a principal sidewall surface; first and second sidewall dielectric members, the first sidewall dielectric member formed on the principal sidewall surface of the first word line, the second sidewall dielectric member formed on the principal sidewall surface of the second word line; first and second doped regions in the substrate between the first and second word lines; first and second memory members comprising a programmable resistive material with an active region on the first and second sidewall dielectric members, first and second memory members positioned between the first and second word lines, the first memory member having a bottom surface in electrical contact with the first doped region, the second memory member having a bottom surface in electrical contact with the second doped region; a top electrode structure having sides extending in parallel in a second direction perpendicular to the first direction, the top electrode structure positioned over and in electrical contact with the first and second memory members, the first and second memory members having sides aligned with the sides of the top electrode structure; and a dielectric isolation structure isolating the first and second doped regions.
 2. The array of memory cells of claim 1, further comprising first and second bottom electrodes comprising electrode material, the first bottom electrode positioned between the first memory member and the first doped region, the second bottom electrode positioned between the second memory member and the second doped region.
 3. The array of memory cells of claim 1, wherein the first and second memory members have a thickness of about 20 nm or less.
 4. The array of memory cells of claim 1, wherein the first and second memory members have a thickness ranging from about 2 nm to about 50 nm.
 5. (canceled)
 6. The array of memory cells of claim 1, wherein the first and second memory members have thicknesses substantially less than one-half of the word line width of the first and second word lines.
 7. The array of memory cells of claim 1, further comprising: a plurality of third doped regions in the substrate adjacent the first and second word lines, the third doped regions being configured as source terminals of access transistors that include one of the first and second word lines as a gate and one of the first and second doped regions as a drain.
 8. The array of memory cells of claim 7, wherein the memory cells include (a) an access transistor, (b) a memory member, and (c) a top electrode structure, such that the memory cells are arranged in a cross-point array.
 9. The array of memory cells of claim 8, further comprising: a plurality of bit lines extending in parallel in the second direction, each bit line having a bit line width, one of the bit lines including the top electrode structure adjacent bit lines being separated by a first separation distance; the first and second word lines being separated by a second separation distance; each of the memory cells having a memory cell area, the memory cell area having a first side along the first direction and a second side along the second direction, the first side having a length equal to the word line width and the second separation distance, and the second side having a length equal to the bit line width and the first separation distance.
 10. The array of memory cells of claim 9, wherein the first side length is equal to twice a feature size F, and the second side length is equal to twice the feature size F, such that the memory cell area is equal to about 4F².
 11. The array of memory cells of claim 8, further comprising: a plurality of bit lines extending in parallel in the second direction, each bit line having a bit line width, one of the bit lines positioned over and in electrical contact with the top electrode structure, adjacent bit lines being separated by a first separation distance; the first and second word lines being separated by a second separation distance; each of the memory cells having a memory cell area, the memory cell area having a first side along the first direction and a second side along the second direction, the first side having a length equal to the word line width and the second separation distance, and the second side having a length equal to the bit line width and the first separation distance.
 12. The array of memory cells of claim 11, wherein the first side length is equal to twice a feature size F, and the second side length is equal to twice the feature size F, such that the memory cell area is equal to about 4F².
 13. The array of memory cells of claim 1, wherein the first and second word lines overlie a first dielectric layer, and each of the first and second word lines include a first conductive layer on the first dielectric layer, and a second conductive layer on the first conductive layer.
 14. The array of memory cells of claim 13, wherein the first dielectric layer comprises silicon dioxide, the first conductive layer comprises doped polysilicon, and the second conductive layer comprises silicide.
 15. The array of memory cells of claim 1, wherein the sidewall dielectric layer comprises silicon nitride.
 16. The array of memory cells of claim 1, wherein the programmable resistive material has at least two solid phases reversibly inducible by an electric current.
 17. The array of memory cells of claim 1, wherein the programmable resistive material has at least two solid phases reversibly inducible by a voltage between the doped region and the top electrode.
 18. The array of memory cells of claim 1, wherein the programmable resistive material has at least two solid phases, including a generally amorphous phase and a generally crystalline phase.
 19. (canceled)
 20. The array of memory cells of claim 1, wherein the programmable resistive material comprises an alloy including a combination of two or more materials from the group of Ge, Sb, Te, Se, In, Ti, Ga, Bi, Sn, Cu, Pd, Pb, Ag, S, and Au.
 21. The array of memory cells of claim 2, wherein the top electrode structure and the bottom electrodes comprise an element chosen from a group consisting of Ti, W, Mo, Al, Ta, Cu, Pt, Ir, La, Ni, and Ru and alloys thereof.
 22. The array of memory cells of claim 2, wherein the bottom electrodes comprise Ti and N.
 23. The array of memory cells of claim 2, wherein the bottom electrodes comprise Ta and N.
 24. The array of memory cells of claim 2, wherein the bottom electrodes comprise silicide.
 25. A method for manufacturing an array of memory cells on a semiconductor substrate, the method comprising: forming first and second word lines over a gate dielectric on the semiconductor substrate, the first and second word lines extending in parallel in a first direction, the first word line having a word line width and a principal sidewall surface, the second word line having a word line width and a principal sidewall surface; forming first and second sidewall dielectric members, the first sidewall dielectric member formed on the principal sidewall surface of the first word line, the second sidewall dielectric member positioned formed on the principal sidewall surface of the second word line; forming first and second doped regions in the substrate between the first and second word lines; forming first and second memory members comprising programmable resistive material on the sidewall dielectric members, first and second memory members positioned between first and second word lines, the first memory member having a bottom surface in electrical contact with the first doped region, the second member having a bottom surface in electrical contact with the second doped region; forming a top electrode structure positioned over and in electrical contact with first and second memory members, the top electrode structure having sides extending in parallel in a second direction perpendicular to the first direction, the first and second memory members having sides aligned with the top electrode structure; and forming a dielectric isolation structure isolating the first and second doped regions.
 26. The method of claim 25, further comprising forming a first and second bottom electrodes comprising electrode material, the first bottom electrode positioned between the first memory member and the first doped region, the second bottom electrode positioned between the second memory member and the second doped region.
 27. The method of claim 25, further comprising: forming a plurality of third doped regions in the substrate adjacent the first and second word lines, the third doped regions being configured as source terminals of access transistors that include one of the first and second word lines as a gate and one of the first and second doped regions as a drain.
 28. The method of claim 27, wherein the memory cells in include (a) an access transistor, (b) a memory member, and (c) a top electrode structure, such that the memory cells are arranged in a cross-point array.
 29. The method of claim 28, further comprising: forming a plurality of bit lines extending in parallel in the second direction, each bit line having a bit line width, one of the bit lines including the top electrode structure, adjacent bit lines being separated by a first separation distance; the first and second word lines being separated by a second separation distance; each of the memory cells having a memory cell area, the memory cell area having a first side along the first direction and a second side along the second direction, the first side having a length equal to the word line width and the second separation distance, and the second side having a length equal to the bit line width and the first separation distance.
 30. The method of claim 29, wherein the first side length is equal to twice a feature size F, and the second side length is equal to twice the feature size F, such that the memory cell area is equal to about 4F².
 31. The method of claim 28, further comprising: forming a plurality of bit lines extending in parallel in the second direction, each bit line having a bit line width, one of the bit lines positioned over and in electrical contact with the top electrode structure, adjacent bit lines being separated by a first separation distance; the first and second word lines being separated by a second separation distance; each of the memory cells having a memory cell area, the memory cell area having a first side along the first direction and a second side along the second direction, the first side having a length equal to the word line width and the second separation distance, and the second side having a length equal to the bit line width and the first separation distance.
 32. The method of claim 31, wherein the first side length is equal to twice a feature size F, and the second side length is equal to twice the feature size F, such that the memory cell area is equal to about 4F².
 33. The method of claim 25, wherein the forming of the first and second doped regions in the substrate comprises: forming a doped region by implanting dopants in the substrate using the first and second word lines as a mask; and etching the doped region to form the first doped region and the second doped region.
 34. The method of claim 25, wherein the forming of the first and second doped regions in the substrate comprises: forming a doped region by selective epitaxial growth utilizing the first and second word lines as a mask; and etching the doped region to form the first doped region and the second doped region.
 35. A method for manufacturing an array of memory cells on a semiconductor substrate, the method comprising: forming a gate dielectric layer on the substrate, forming a first conductive layer on the gate dielectric layer, forming a second dielectric layer on the first conductive layer, patterning a plurality of strips of photoresist on the second dielectric layer, wherein adjacent strips are separated by a strip separation distance, the strips extending in parallel in a first direction, the strips having strip widths; etching the first conductive layer and the second dielectric layer to expose portions of the gate dielectric layer not covered by the strips, thereby forming a plurality of word lines extending in parallel in the first direction, the word lines having respective-sidewall surfaces; forming a plurality of first doped regions in the substrate using the word lines as masks; forming a third dielectric layer on the word lines and the exposed portions of the gate dielectric layer; anisotropically etching the third dielectric layer to form a plurality of encapsulated word line structures, the encapsulated word line structures defining a plurality of trenches therebetween, wherein the encapsulated word line structures in the plurality of word line structures include (a) a word line from the plurality of word lines, (b) dielectric sidewall spacers on the sidewall surfaces of the word line, (c) a dielectric cap on the word line; forming a plurality of second doped regions on or in the substrate within the trenches using the word line structures as masks; forming a programmable resistive layer on the word line structures and in alternating trenches in the plurality of trenches; etching the programmable resistive layer and the second doped regions in the alternating trenches, thereby forming a plurality of pairs of memory member structures from the programmable resistive layer and forming pairs of doped regions from the second doped regions, the pairs of doped regions include respective third and fourth doped regions between adjacent word line structures, the pairs of memory member structures include respective first and second memory member structures between adjacent word line structures having bottom surfaces in electrical contact with the respective third and fourth doped regions, the memory member structures having top surfaces; forming a layer of bit line material on the top surfaces of the memory member structures; and etching to form a plurality of bit lines and a plurality of memory members, thereby forming an array of memory cells, the memory members comprising a portion of one of the first or second memory member structures, the bit lines having sides extending in parallel in a second direction perpendicular to the first direction, the memory members having sides aligned with the sides of the corresponding bit line. 